Statistical timing of digital integrated circuits, IEEE International Solid-State Circuits Conference, 2004. ,
Statistical timing analysis for intra-die process variations with spatial correlations, ICCAD, 2003. ,
STAC: Statistical Timing Analysis with Correlation, the Design Automation Conference, 2004. ,
A general probabilistic framework for worst case timing analysis, pp.556-561, 2002. ,
Transition time modeling in deep submicron CMOS, IEEE Trans. on CAD, vol.21, pp.1352-1363, 2002. ,
URL : https://hal.archives-ouvertes.fr/lirmm-00239324
Alpha-power model, and its application to CMOS inverter delay and other formulas, J. Solid State Circuits, vol.25, pp.584-594, 1990. ,
Modeling the Influence of the Transistor Gain Ratio and the Input-toOutput Coupling Capacitance on the CMOS Inverter Delay, IEEE JSSC, vol.29, pp.646-654, 1994. ,
Temperature effect on delay for low voltage applications, pp.680-685, 1998. ,