Minimizing Peak Power Consumption during Scan Testing: Test Pattern Modification with X Filling Heuristics - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2006

Minimizing Peak Power Consumption during Scan Testing: Test Pattern Modification with X Filling Heuristics

Abstract

Scan architectures, though widely used in modern designs, are expensive in power consumption. In this paper, we discuss the issues of excessive peak power consumption during scan testing. We show that taking care of high current levels during the test cycle (i.e. between launch and capture) is highly relevant to avoid noise phenomena such as IR-drop or ground bounce. We propose a solution based on power-aware assignment of don't care bits in deterministic test patterns. For ISCAS'89 and ITC'99 benchmark circuits, this approach reduces peak power during the test cycle up to 89% compared to a random filling solution.
Fichier principal
Vignette du fichier
DTIS06-53.pdf (281.75 Ko) Télécharger le fichier
Loading...

Dates and versions

lirmm-00093690 , version 1 (13-09-2006)

Identifiers

  • HAL Id : lirmm-00093690 , version 1

Cite

Nabil Badereddine, Patrick Girard, Serge Pravossoudovitch, Christian Landrault, Arnaud Virazel, et al.. Minimizing Peak Power Consumption during Scan Testing: Test Pattern Modification with X Filling Heuristics. DTIS: Design and Technology of Integrated Systems in Nanoscale Era, Sep 2006, Tunis, Tunisia. pp.359-364. ⟨lirmm-00093690⟩
118 View
879 Download

Share

Gmail Facebook X LinkedIn More