Skip to Main content Skip to Navigation
Conference papers

Minimizing Peak Power Consumption during Scan Testing: Test Pattern Modification with X Filling Heuristics

Abstract : Scan architectures, though widely used in modern designs, are expensive in power consumption. In this paper, we discuss the issues of excessive peak power consumption during scan testing. We show that taking care of high current levels during the test cycle (i.e. between launch and capture) is highly relevant to avoid noise phenomena such as IR-drop or ground bounce. We propose a solution based on power-aware assignment of don't care bits in deterministic test patterns. For ISCAS'89 and ITC'99 benchmark circuits, this approach reduces peak power during the test cycle up to 89% compared to a random filling solution.
Complete list of metadata

Cited literature [13 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00093690
Contributor : Martine Peridier <>
Submitted on : Wednesday, September 13, 2006 - 4:13:18 PM
Last modification on : Friday, November 27, 2020 - 6:04:03 PM
Long-term archiving on: : Tuesday, April 6, 2010 - 12:56:23 AM

Identifiers

  • HAL Id : lirmm-00093690, version 1

Collections

Citation

Nabil Badereddine, Patrick Girard, Serge Pravossoudovitch, Christian Landrault, Arnaud Virazel, et al.. Minimizing Peak Power Consumption during Scan Testing: Test Pattern Modification with X Filling Heuristics. DTIS: Design and Technology of Integrated Systems in Nanoscale Era, Sep 2006, Tunis, Tunisia. pp.359-364. ⟨lirmm-00093690⟩

Share

Metrics

Record views

202

Files downloads

955