M. L. Bushnell and V. D. , International Technology Roadmap for Semiconductors (ITRS) Essentials of Electronic Testing, 2000.

C. Shi, R. Kapur, J. Saxena, K. M. Butler, V. B. Jayaram et al., How Power Aware Test Improves Reliability and Yield A Case Study of IR-Drop in Structured At-Speed Testing, Test Conf, pp.1098-1104, 2003.

K. M. Butler, J. Saxena, T. Fryars, G. Hetherington, A. Jain et al., Minimizing power consumption in scan testing: pattern generation and DFT techniques, 2004 International Conferce on Test, pp.355-364, 2004.
DOI : 10.1109/TEST.2004.1386971

P. Girard, J. Saxena, K. M. Butler, L. Bonhomme, P. Girard et al., Survey of Low-Power Testing of VLSI Circuits An Analysis of Power Reduction Techniques in Scan Testing A Gated Clock Scheme for Low Power Scan Testing of Logic IC's or Embedded Cores, IEEE Design & Test of Computers IEEE Int'l Test Conf. IEEE Asian Test Symposium, vol.199, issue.3, pp.82-92, 2001.

P. Rosinger, B. Hashimi, and N. Nicolici, Scan Architecture With Mutually Exclusive Scan Segment Activation for Shift- and Capture-Power Reduction, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.23, issue.7, pp.1142-1153, 2004.
DOI : 10.1109/TCAD.2004.829797

R. Sankaralingam, Controlling peak power during scan testing, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002), pp.153-159, 2002.
DOI : 10.1109/VTS.2002.1011127
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.6.7869

X. Wen, On Low-Capture-Power Test Generation for Scan Testing, IEEE VLSI Test Symposium, pp.265-270, 2005.

N. Badereddine, P. Girard, S. Pravossoudovitch, C. Landrault, and A. Virazel, Peak Power Consumption During Scan Testing: Issue, Analysis and Heuristic Solution, IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop, pp.151-159, 2005.
DOI : 10.1109/dtis.2006.1708693
URL : https://hal.archives-ouvertes.fr/lirmm-00105990

N. Badereddine, P. Girard, S. Pravossoudovitch, A. Virazel, and C. Landrault, Power-Aware Scan Testing for Peak Power Reduction, IFIP VLSI-SOC Conference, 2005.
DOI : 10.1109/vlsisoc.2006.313222
URL : https://hal.archives-ouvertes.fr/lirmm-00106112

N. Nicolici and B. , Power-Constrained Testing of VLSI Circuits, 2003.

. Powermill®, Version 5, 2000.

P. Wohl, J. A. Waicukauski, S. Patel, and M. B. Amin, Efficient compression and application of deterministic patterns in a logic BIST architecture, Proceedings of the 40th conference on Design automation , DAC '03, pp.566-569, 2003.
DOI : 10.1145/775832.775976

T. Hiraide, BIST-aided scan test - a new method for test cost reduction, Proceedings. 21st VLSI Test Symposium, 2003., pp.359-364, 2003.
DOI : 10.1109/VTEST.2003.1197675