Test Application Time Reduction with a Dynamically Reconfigurable Scan Tree Architecture - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier
Conference Papers Year : 2005

Test Application Time Reduction with a Dynamically Reconfigurable Scan Tree Architecture

Abstract

A dynamically reconfigurable scan tree architecture is proposed to reduce (up to 95%) test application time and test data volume of standard scan architectures. Additional important aspects, such as the impact of the new architecture on circuit performance and DFT area, are also considered in this paper.

Keywords

DFT Scan Testing Scan Tree

Domains

Micro and nanotechnologies/Microelectronics
Fichier principal
Vignette du fichier
C117_2005_4_DDECS.pdf (310.93 Ko) Télécharger le fichier
Origin Files produced by the author(s)

Christine Carvalho De Matos  : Connect in order to contact the contributor

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00105987

Submitted on : Saturday, November 28, 2020-3:57:58 PM

Last modification on : Friday, March 24, 2023-2:53:19 PM

Download

Dates and versions

lirmm-00105987 , version 1 (28-11-2020)

Identifiers

  • HAL Id : lirmm-00105987 , version 1

Cite

Yannick Bonhomme, Tomokazu Yoneda, Hideo Fujiwara, Patrick Girard. Test Application Time Reduction with a Dynamically Reconfigurable Scan Tree Architecture. 8th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS), Apr 2005, Sopron, Hungary. pp.19-26. ⟨lirmm-00105987⟩

Export

BibTeX XML-TEI Dublin Core DC Terms EndNote DataCite

Collections

CNRS SYSMIC LIRMM LIRMM_MIC MIC MIPS UNIV-MONTPELLIER
118 View
34 Download

Share

More