A power-constrained MPU roadmap for the International Technology Roadmap for Semiconductors (ITRS), 2009 International SoC Design Conference (ISOCC), 2009. ,
Defect-oriented dynamic fault models for embedded-SRAMs, The Eighth IEEE European Test Workshop, 2003. Proceedings., pp.23-28 ,
URL : https://hal.archives-ouvertes.fr/lirmm-00269526
,
Dynamic Read Destructive Fault in Embedded-SRAMs: Analysis and March Test Solutions, Proc. European Test Symposium, 2004. ,
,
Resistive-Open Defects in Embedded SRAM Core-Cells: Analysis and March Test Solution, Proc. of IEEE Asian Test Symposium, 2004. ,
URL : https://hal.archives-ouvertes.fr/lirmm-00108800
Testing Semiconductor Memories, Theory and Practice, 1998. ,
Reducing Test Time of Embedded SRAMs, Proc. of IEEE Int. Workshop on Memory Technology, Design and Testing, 2003. ,
An experimental analysis of spot defects in SRAMs: realistic fault models and tests, Proceedings of the Ninth Asian Test Symposium, pp.131-138 ,
Testing static and dynamic faults in random access memories, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002), pp.395-400 ,
Simultaneous switching ground noise calculation for packaged CMOS devices, IEEE Journal of Solid-State Circuits, vol.26, issue.11, pp.1724-1728, 1991. ,
The Impact of Bit-Line Coupling Ground Bounce on CMOS SRAM Performance, Proc. of IEEE Int. Conf. on VLSI Design, 2003. ,
Integration of non-classical faults in standard March tests, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236) ,