Low Power Oriented CMOS Circuit Optimization Protocol, DATE'05, pp.640-645, 2005. ,
URL : https://hal.archives-ouvertes.fr/lirmm-00106452
On the Global Fanout Optimization Problem, 1999. ,
Transistor Size Optimization in Tailor Layout System, Proc of the 26th IEEE/ACM Design Automation Conference, pp.43-48, 1989. ,
Fast and Exact Transistor Sizing Based on Iterative Relaxation, IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol.21, pp.568-581, 2002. ,
JiffyTune: Circuit Optimization Using Time-Domain Sensitivities, IEEE Transactions on Computer Aided Design of Integrated Circuits an Systems, vol.17, issue.12, pp.1292-1308, 1998. ,
Gate Sizing Using Lagrangian Relaxation Combined with a Fast Gradient-Based Pre-Processing Step, Proc of the IEEE/ACM International Conference on Computer-Aided Design, pp.395-402, 2002. ,
An Efficient Transistor Optimizer for Custom Circuits, Proc of IEEE International Symposium on Circuits and Systems, ISCAS'03, vol.5, pp.197-200, 2003. ,
Planning for Performance, Proc of the 35th Design Automation Conference, pp.121-126, 1998. ,
Critical Path Selection for Performance Optimization, IEEE trans. On CAD of Integrated Circuits and Systems, vol.12, pp.185-195, 1995. ,
Low Power Oriented CMOS Circuit Optimization Protocol, DATE'05, pp.640-645, 2005. ,
URL : https://hal.archives-ouvertes.fr/lirmm-00106452
Logical effort, designing fast cmos circuits, 1999. ,