Skip to Main content Skip to Navigation
Conference papers

Temperature Dependency in UDSM Process

Abstract : In low power UDSM process the use of reduced supply voltage with high threshold voltages may reverse the temperature dependence of designs. In this paper we propose a model to define the true worst Process, Voltage and Temperature conditions to be used to verify a design. This model will provide an accurate worst case definition for high performance designs where standard design margins are not applicable. This model is validated at either cell level or path level on two different 130nm process.
Complete list of metadatas

Cited literature [11 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00106077
Contributor : Christine Carvalho de Matos <>
Submitted on : Friday, September 13, 2019 - 8:03:02 PM
Last modification on : Friday, September 13, 2019 - 8:09:17 PM
Long-term archiving on: : Saturday, February 8, 2020 - 4:32:43 PM

File

ark__67375_HCB-VJR9MV4N-5.pdf
Publisher files allowed on an open archive

Identifiers

Collections

Citation

Benoit Lasbouygues, Robin Wilson, Philippe Maurine, Nadine Azemard, Daniel Auvergne. Temperature Dependency in UDSM Process. PATMOS: Power And Timing Modeling, Optimization and Simulation, Sep 2005, Leuven, Belgium. pp.693-703, ⟨10.1007/11556930_71⟩. ⟨lirmm-00106077⟩

Share

Metrics

Record views

234

Files downloads

76