S. M. Sze, Physics of semiconductor devices, 1983.

C. Park, Reversal of temperature dependence of integrated circuits operating at very low voltages, Proc. IEDM conference, pp.71-74, 1995.

S. Inc, Scalable Polynomial Delay And Power Model, 2002.

P. Maurine, Transition time modeling in deep submicron CMOS, IEEE Trans. on Computer Aided Design, vol.21, pp.1352-1363, 2002.
URL : https://hal.archives-ouvertes.fr/lirmm-00239324

B. Lasbouygues, Continuous representation of the performance of a CMOS library, European Solid-State Circuits, ESSIRC'03 Conf, pp.16-18, 2003.
URL : https://hal.archives-ouvertes.fr/lirmm-00239459

T. Sakurai and A. R. Newton, Alpha-power model, and its application to CMOS inverter delay and other formulas, J. Solid State Circuits, vol.25, pp.584-594, 1990.

K. O. Jeppson, Modeling the Influence of the Transistor Gain Ratio and the Input-toOutput Coupling Capacitance on the CMOS Inverter Delay, IEEE JSSC, vol.29, pp.646-654, 1994.

J. M. Daga, E. Ottaviano, and D. Auvergne, Temperature effect on delay for low voltage applications, Design Automation and Test in Europe, pp.23-26, 1998.

J. A. Power, An Investigation of MOSFET Statistical and Temperature Effects, IEEE Int. Conf. on Microelectronic & Test Structures, vol.5, pp.202-207, 1992.

A. Osman, An Extended Tanh Law MOSFET Model for High Temperature Circuit Simulation, IEEE JSSC, vol.30, pp.147-150, 1995.

S. Sun and P. G. Tsui, Limitations of CMOS Supply-Voltage scaling by MOSFET threshold voltage variation, IEEE J. of Solid State Circuits, vol.30, pp.947-949, 1995.