Controlling Peak Power Consumption During Scan Testing: Power-Aware DfT and Test Set Perspectives - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2005

Controlling Peak Power Consumption During Scan Testing: Power-Aware DfT and Test Set Perspectives

Abstract

Scan architectures, though widely used in modern designs for testing purpose, are expensive in power consumption. In this paper, we first discuss the issues of excessive peak power consumption during scan testing. We next show that taking care of high current levels during the test cycle is highly relevant so as to avoid noise phenomena such as IR-drop or Ground Bounce. Next, we discuss a set of possible solutions to minimize peak power during all test cycles of a scan testing process. These solutions cover power-aware design solutions, scan chain stitching techniques and pattern modification heuristics.
Fichier principal
Vignette du fichier
ark__67375_HCB-S6J2L9LG-9.pdf (166.17 Ko) Télécharger le fichier
Origin Publisher files allowed on an open archive
Loading...

Dates and versions

lirmm-00106111 , version 1 (14-09-2019)

Identifiers

Cite

Nabil Badereddine, Patrick Girard, Serge Pravossoudovitch, Arnaud Virazel, Christian Landrault. Controlling Peak Power Consumption During Scan Testing: Power-Aware DfT and Test Set Perspectives. PATMOS: Power And Timing Modeling, Optimization and Simulation, Sep 2005, Leuven, Belgium. pp.540-549, ⟨10.1007/11556930_55⟩. ⟨lirmm-00106111⟩
110 View
121 Download

Altmetric

Share

Gmail Mastodon Facebook X LinkedIn More