, Semiconductor Industry Association (SIA): International Technology Roadmap for Semiconductors (ITRS), 2003.

M. L. Bushnell and V. D. Agrawal, Essentials of Electronic Testing, 2000.

C. Shi and R. Kapur, How Power Aware Test Improves Reliability and Yield, IEEDesign.com, 2004.

J. Saxena, K. M. Butler, V. B. Jayaram, S. Kundu, N. V. Arvind et al., A Case Study of IR-Drop in Structured At-Speed Testing, IEEE Int. Test Conf, pp.1098-1104, 2003.

P. Girard, Survey of Low-Power Testing of VLSI Circuits, IEEE Design & Test of Computers, vol.19, pp.82-92, 2002.
URL : https://hal.archives-ouvertes.fr/lirmm-00268584

N. Nicolici and B. Al-hashimi, Power-Constrained Testing of VLSI Circuits, 2003.

K. M. Butler, J. Saxena, T. Fryars, G. Hetherington, A. Jain et al., Minimizing Power Consumption in Scan Testing: Pattern Generation and DFT Techniques, IEEE Int. Test Conf, pp.355-364, 2004.

, TetraMAX?. Version, p.8, 2001.

, PowerMill®. Version, vol.5, 2000.

J. Saxena, K. M. Butler, and L. Whetsel, An Analysis of Power Reduction Techniques in Scan Testing, IEEE Int. Test Conf, pp.670-677, 2001.

Y. Bonhomme, P. Girard, L. Guiller, C. Landrault, and S. Pravossoudovitch, A Gated Clock Scheme for Low Power Scan Testing of Logic IC's or Embedded Cores, IEEE Asian Test Symp, pp.253-258, 2001.

P. Rosinger, B. Al-hashimi, and N. Nicolici, Scan Architecture with Mutually Exclusive Scan Segment Activation for Shift-and Capture-Power Reduction, IEEE Trans. on CAD, vol.23, pp.1142-1153, 2004.

N. Badereddine, P. Girard, S. Pravossoudovitch, C. Landrault, and A. Virazel, Peak Power Consumption During Scan Testing: Issue, Analysis and Heuristic Solution, IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop, pp.151-159, 2005.
URL : https://hal.archives-ouvertes.fr/lirmm-00105990

, Silicon Ensemble®. Cadence Design System, 2000.

Y. Bonhomme, P. Girard, L. Guiller, C. Landrault, and S. Pravossoudovitch, Efficient Scan Chain Design for Power Minimization During Scan Testing Under Routing Constraint, IEEE Int. Test Conf, pp.488-493, 2003.
URL : https://hal.archives-ouvertes.fr/lirmm-00269609

P. Wohl, J. A. Waicukauski, S. Patel, and M. B. Amin, Efficient Compression and Application of Deterministic Patterns in a Logic BIST Architecture, pp.566-569, 2003.