Test and testability techniques for open defects in RAM address decoders, Proceedings ED&TC European Design and Test Conference, pp.428-434, 1996. ,
DOI : 10.1109/EDTC.1996.494336
Open defects in CMOS RAM address decoders, IEEE Design & Test of Computers, vol.14, issue.2, pp.26-33, 1997. ,
DOI : 10.1109/54.587738
Using march tests to test SRAMs, IEEE Design & Test of Computers, vol.10, issue.1, pp.8-14, 1993. ,
DOI : 10.1109/54.199799
High Performance Memory Testing, 2002. ,
Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001, pp.496-503, 2001. ,
DOI : 10.1109/DATE.2001.915069
Integration of non-classical faults in standard March tests, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236), 1998. ,
DOI : 10.1109/MTDT.1998.705953