Y. Bonhomme, P. Girard, L. Guiller, C. Landrault, and S. Pravossoudovitch, Efficient Scan Chain Design for Power Minimization During Scan Testing Under Routing Constraint, IEEE Int. Test Conf, pp.488-493, 2003.
URL : https://hal.archives-ouvertes.fr/lirmm-00269609

M. L. Bushnell and V. D. , Essentials of Electronic Testing, 2000.

P. Girard, Survey of Low-Power Testing of VLSI Circuits, IEEE Design & Test of Computers, vol.19, pp.82-92, 2002.
URL : https://hal.archives-ouvertes.fr/lirmm-00268584

A. Hertwig and H. J. Wunderlich, IEEE European Test Workshop, pp.49-53, 1998.

S. Wang and S. K. Gupta, ATPG for Heat Dissipation Minimization for Scan Testing, pp.614-619, 1997.

F. Corno, P. Prinetto, M. Rebaudengo, and M. Sonza-reorda, A Test Pattern Generation Methodology for Low Power Consumption, IEEE VLSI Test Symp, pp.453-459, 1998.

J. Saxena, K. M. Butler, and L. Whetsel, A Scheme to Reduce Power Consumption During Scan Testing, IEEE Int. Test Conf, pp.670-677, 2001.

R. Sankaralingam, R. Oruganti, and N. Touba, Static Compaction Techniques to Control Scan Vector Power Dissipation, IEEE VLSI Test Symp, pp.35-42, 2000.

R. Sankaralingam, R. Oruganti, and N. Touba, Reducing Power Dissipation During Test Using Scan Chain Disable, IEEE VLSI Test Symp, pp.319-324, 2001.

Y. Bonhomme, P. Girard, L. Guiller, C. Landrault, and S. Pravossoudovitch, A Gated Clock Scheme for Low Power Scan Testing of Logic ICs or Embedded Cores, IEEE Asian Test Symp, pp.253-258, 2001.

K. Lee, T. Huang, and J. Chen, Peak-Power Reduction for Multiple-Scan Circuits during Test Application, IEEE Asian Test Symp, pp.453-458, 2000.

A. Chandra and K. Chakrabarty, Combining Low-Power Scan Testing and Test Data Compression for System, ACM/IEEE Design Auto. Conf, pp.166-169, 2001.

R. M. Chou, K. K. Saluja, and V. D. , Power Constraint Scheduling of Tests, IEEE Int. Conf. on VLSI Design, pp.271-274, 1994.

V. Iyengar and K. Chakrabarty, Precedence-Based, Preemptive, and Power-constrained Test Scheduling for Systemon-a-Chip, IEEE VLSI Test Symp, pp.368-374, 2001.

V. Dabholkar, S. Chakravarty, I. Pomeranz, and S. M. Reddy, Techniques for Reducing Power Dissipation During Test Application in Full Scan Circuits, IEEE Transactions on CAD, vol.17, pp.1325-1333, 1998.

Y. Bonhomme, P. Girard, C. Landrault, and S. Pravossoudovitch, Power Driven Chaining of Flip-flops in Scan Architectures, IEEE Int. Test Conf, pp.796-803, 2002.
URL : https://hal.archives-ouvertes.fr/lirmm-00268492

M. Hirech, J. Beausang, and X. Gu, A New Approach to Scan Chain Reordering Using Physical Design Information, IEEE Int. Test Conf, pp.348-355, 1998.

S. Makar, A Layout-Based Approach for Ordering Scan Chain Flip-flops, IEEE Int. Test Conf, pp.341-347, 1998.

L. Guiller, F. Neuveux, S. Duggirala, R. Chandramouli, and R. Kapur, Integrating DFT in the Physical Synthesis Flow, IEEE Int. Test Conf, pp.788-795, 2002.

D. Berthelot, S. Chaudhuri, and H. Savoj, An Efficient Linear-Time Algorithm for Scan Chain Optimization and Repartitioning, IEEE Int. Test Conf, pp.781-787, 2000.

F. Brglez, D. Bryant, and K. Kozminski, Combinational Profiles of Sequential Benchmark Circuits, IEEE Int. Symp. on Circuits and Systems, pp.1929-1934, 1989.

. Powermill, , 2000.

. Testgen, , 1999.