A. Chandra and K. Chakrabarty, Test data compression for system-on-chip using golomb codes, VTS'00, pp.113-120

A. El-maleh, S. Zahir, and E. Khan, A geometricprimitives-based compression scheme for testing system-onchip, pp.54-59

A. Jas, J. Ghosh-dastidar, and N. A. Touba, Scan vector compression/decompression using statistical coding, VTS'99, pp.114-120

D. Das and N. A. Touba, Reducing test data volume using external/LBIST hybrid test patterns, pp.115-122

S. Hellebrand, H. Liang, and H. Wunderlich, A mixed mode BIST scheme based on reseeding of folding counters, pp.778-784

A. Orailoglu, Test volume application time reduction through scan chain concealment, vol.01, pp.151-155

H. Tang, S. M. Reddy, and I. Pomeranz, On reducing test data volume and test application time for multiple scan chain designs, pp.341-346

A. Jas, B. Pouya, and N. A. Touba, virtual scan chain: A means for reducing scan length in cores, VTS'00, pp.73-78

R. Dorsch and H. Wunderlich, Accumulator based deterministic BIST, ITC, vol.98, pp.412-421

J. Rajski, Embeded Deterministic Test for Low cost Manufacturing Test, Proc. ITC, pp.301-310, 2002.

C. Barnhart, V. Brunkhorst, O. Distler, B. Farnsworth, B. Keller et al., OPMISR: The foundation for compressed ATPG vectors, pp.748-757

H. Liang, S. Hellebrand, and H. J. Wunderlich, Twodimensional test data compression for scan-based deterministic BIST, pp.291-298

F. Mayer and A. Stroele, Configuring Arithmetic pattern generators and response compactors from the RT-module of a Circuit, Proc. ATS 98, pp.15-20

M. L. Flottes, R. Poirier, and . Rouzeyre, On using Test Vector Differences for Reducing Test Pin Numbers, Proc. DELTA, 2004.
URL : https://hal.archives-ouvertes.fr/lirmm-00108832