Logical Effort: Designing Fast CMOS Circuits, 1999. ,
Application of the logical effort on design arithmetic blocks, 35 th Asilomar Conf. On Signals, Systems and Computers, pp.872-874, 2001. ,
Modeling the influence of the transistor gain ratio and the input-to-output coupling capacitance on the CMOS inverter delay, IEEE J. SSC, vol.29, pp.646-654, 1994. ,
Alpha-power model, and its application to CMOS inverter delay and other formulas, J. of Solid State Circuits, vol.25, pp.584-594, 1990. ,
Introduction to VLSI systems, 1980. ,
Semiconductor Device Modeling for CAD, 1972. ,
, Not given for anonymous review, IEEE trans. on Computer Aided Design, 2002.
, Timing Library Format References" User guide, 2000.