Skip to Main content Skip to Navigation
Conference papers

RC on-chip interconnect Performance revisited

Philippe Maurine 1 Nadine Azemard 1 Daniel Auvergne 1
1 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : The delay of on-chip interconnect wiring is having an important influence on the timing performance of logic path. This is particularly true where drivers are connected through non-negligible length of wire. If the Elmore resistance-capacitance delay model remains popular due to its simple formulation, limitations have been shown in sub-micrometer domain due to the inability of a so simple model in capturing input slope effects. This paper presents an analytical expression for the transition time and the switching delay of an RC interconnect, including the line input and output drivers. Based on a previously developed model of inverter transition time and switching delay, we propose a model of the shielding capacitance effect on the input driver. We determine the transition time of the output driver and the switching delay of the complete structure for various sets of line parameters and different size of input drivers. We validate these analytical expressions with respect to electrical simulations, on a 0.13µm process, using the ELDO's transmission line model.
Complete list of metadata
Contributor : Christine Carvalho de Matos <>
Submitted on : Saturday, January 21, 2017 - 8:23:30 PM
Last modification on : Wednesday, October 24, 2018 - 9:02:05 AM
Long-term archiving on: : Saturday, April 22, 2017 - 1:06:32 PM


Files produced by the author(s)


  • HAL Id : lirmm-00108934, version 1



Philippe Maurine, Nadine Azemard, Daniel Auvergne. RC on-chip interconnect Performance revisited. DCIS: Design of Circuits and Integrated Systems, Nov 2004, Bordeaux, France. pp.809-814. ⟨lirmm-00108934⟩



Record views


Files downloads