A BIST scheme for an SNR test of a sigma-delta ADC, Proceedings of IEEE International Test Conference, (ITC), pp.805-814, 1993. ,
DOI : 10.1109/TEST.1993.470621
A BIST technique for a frequency response and intermodulation distortion test of a sigma-delta ADC, Proceedings of IEEE VLSI Test Symposium, pp.60-65, 1994. ,
DOI : 10.1109/VTEST.1994.292333
Hybrid Built In Self Test (HBIST) for Mixed Analog/Digital Integrated Circuits, Proc. European Test Conference, pp.307-323, 1991. ,
A simplified polynomial-fitting algorithm for, Proc. IEEE International Test Conference, pp.389-395, 1997. ,
DOI : 10.1109/test.1997.639641
Towards an ADC BIST scheme using the histogram test technique, Proceedings IEEE European Test Workshop, pp.53-58, 2000. ,
DOI : 10.1109/ETW.2000.873779
Implementation of a linear histogram BIST for ADCs, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001, pp.590-595, 2001. ,
DOI : 10.1109/DATE.2001.915083
A New Built-in Self-test Approach For Digital-to-analog And Analog-to-digital Converters, IEEE/ACM International Conference on Computer-Aided Design, pp.491-494, 1994. ,
DOI : 10.1109/ICCAD.1994.629860
A signature analyzer for analog and mixed-signal circuits, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp.284-287, 1994. ,
DOI : 10.1109/ICCD.1994.331906