Experimental Validation of the "Analogue Network of Converters" Technique to Test Complex SiP/SoC - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2006

Experimental Validation of the "Analogue Network of Converters" Technique to Test Complex SiP/SoC

Abstract

Nowadays a lot of complex circuits as SiP and SoC contain several ADCs and DACs in one package. The performances and number of these converters are continuously increasing, leading to ever higher test costs. This paper presents an experimental validation of a new concept called "Analogue Network of Converters" that permits to reduce drastically the testing time of these converters and requires only a low cost fully digital ATE.
Fichier principal
Vignette du fichier
IMSTW06_MC_10_03_2006.pdf (164.62 Ko) Télécharger le fichier
Loading...

Dates and versions

lirmm-00119266 , version 1 (08-12-2006)

Identifiers

  • HAL Id : lirmm-00119266 , version 1

Cite

Serge Bernard, Florence Azaïs, Philippe Cauvet, Mariane Comte, Vincent Kerzérho, et al.. Experimental Validation of the "Analogue Network of Converters" Technique to Test Complex SiP/SoC. IEEE International Mixed-Signal Testing Workshop, Jun 2006, Paris, France. pp.84-88. ⟨lirmm-00119266⟩
226 View
45 Download

Share

Gmail Facebook X LinkedIn More