A BIST scheme for an SNR test of a sigma-delta ADC, Proceedings of IEEE International Test Conference, (ITC), pp.805-814, 1993. ,
DOI : 10.1109/TEST.1993.470621
A BIST technique for a frequency response and intermodulation distortion test of a sigma-delta ADC, Proceedings of IEEE VLSI Test Symposium, pp.60-65, 1994. ,
DOI : 10.1109/VTEST.1994.292333
Hybrid Built In Self Test (HBIST) for Mixed Analog/Digital Integrated Circuits A simplified polynomialfitting algorithm for Towards an ADC BIST scheme using the histogram test technique, Proc. European Test Conference Proc. IEEE International Test Conference, pp.307-16389, 1991. ,
Implementation of a linear histogram BIST for ADCs, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001, pp.590-595, 2001. ,
DOI : 10.1109/DATE.2001.915083
A New Built-In Self Test Approach For Digital-to-Analog and Analogto-Digital Converters, Proc. IEEE International Conference on Computer-Aided Design, pp.491-494, 1994. ,
A signature analyzer for analog and mixed-signal circuits, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp.284-287, 1994. ,
DOI : 10.1109/ICCD.1994.331906
DSP-Based Testing of Analog and Mixed-Signal Circuits, 1987. ,
Seamless test of digital components in mixed-signal paths, IEEE Design & Test of Computers, vol.21, issue.1, pp.44-55, 2004. ,
DOI : 10.1109/MDT.2004.1261849
Estimation of A/D Converter Nonlinearities from complex Spectrum, IEEE Proc. International Workshop on ADC Modeling and Testing, pp.8-10, 2003. ,
Analogue Network of Converters " : A DFT technique to test a complete set of ADCs and DACs embedded in a complex SiP or SoC, IEEE Proc European Test Symposium, 2006. ,
Decreasing the sensitivity of ADC test parameters by means of wobbling, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231), pp.386-391, 1998. ,
DOI : 10.1109/VTEST.1998.670894