C. Shi and R. Kapur, How power aware test improves reliability and yield, 2004.

P. Girard, Survey of low-power testing of VLSI circuits, IEEE Design & Test of Computers, vol.19, issue.3, pp.82-92, 2002.
DOI : 10.1109/MDT.2002.1003802
URL : https://hal.archives-ouvertes.fr/lirmm-00268584

P. Rosinger, B. Hashimi, and N. Nicolici, Scan Architecture With Mutually Exclusive Scan Segment Activation for Shift- and Capture-Power Reduction, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.23, issue.7, pp.1142-1154, 2004.
DOI : 10.1109/TCAD.2004.829797
URL : http://eprints.soton.ac.uk/258752/1/TCAD2004.pdf

E. Larsson, K. Arvidsson, H. Fujiwara, and Z. Peng, Efficient Test Solutions for Core-Based Designs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.23, issue.5, pp.758-775, 2004.
DOI : 10.1109/TCAD.2004.826560
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.66.5543

S. Bhattacharjee and D. K. Pradhan, LPRAM: A Novel Low-Power High-Performance RAM Design With Testability and Scalability, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.23, issue.5, pp.637-651, 2004.
DOI : 10.1109/TCAD.2004.826581

P. Ohler and S. Hellebrand, Low Power Embedded DRAMs with High Quality Error Correcting Capabilities, European Test Symposium (ETS'05), pp.148-153, 2005.
DOI : 10.1109/ETS.2005.28

D. Liu and C. Svensson, Power Consumption Estimation in CMOS VLSI Chips, IEEE Journal of Solid State Circuits, vol.28, issue.6, 1994.

T. Nirshl, B. Wicht, and D. S. , High Speed, Low Power Design Rules for SRAM Pre-charge and Self-Tming under Technology Variation, Proc. Intern. Workshop of Power and Time Modeling Optimization and Simulation, 2001.

L. Dilillo, P. Girard, S. Pravossoudovitch, A. Virazel, S. Borri et al., Efficient March Test Procedure for Dynamic Read Destructive Fault Detection in SRAM Memories, Journal of Electronic Testing, vol.21, issue.5, pp.551-561, 2005.
DOI : 10.1007/s10836-005-1169-1
URL : https://hal.archives-ouvertes.fr/lirmm-00105314

A. J. Van-de-goor, Testing Semiconductor Memories: Theory and Practice, 1998.

D. Niggemeyer, M. Redeker, and J. Otterstedt, Integration of non-classical faults in standard March tests, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236), 1998.
DOI : 10.1109/MTDT.1998.705953

M. Nicolaidis, An Efficient Built-In Self-Test Scheme for Functional Test of Embedded Memories, Proc. Int. Symposium Fault Tolerant Computing, 1985.

L. Dilillo, P. Girard, S. Pravossoudovitch, A. Virazel, and S. Borri, March iC-: An Improved Version of March C- for ADOFs Detection, 22nd IEEE VLSI Test Symposium, 2004. Proceedings., pp.129-134, 2004.
DOI : 10.1109/VTEST.2004.1299236
URL : https://hal.archives-ouvertes.fr/lirmm-00108772

L. Dilillo, P. Girard, S. Pravossoudovitch, A. Virazel, and M. Hage-hassan, Data Retention Fault in SRAM Memories: Analysis and Detection Procedures, 23rd IEEE VLSI Test Symposium (VTS'05), 2005.
DOI : 10.1109/VTS.2005.37
URL : https://hal.archives-ouvertes.fr/lirmm-00105995