On the Importance of Eliminating Errors in Cryptographic Computations, Journal of Cryptology, vol.14, issue.2, pp.101-119, 2001. ,
DOI : 10.1007/s001450010016
An Implementation of DES and AES, Secure against Some Attacks, Proc. Of CHES'01, pp.315-325, 2001. ,
DOI : 10.1007/3-540-44709-1_26
Implementation approaches for the Advanced Encryption Standard algorithm, IEEE Circuits and Systems Magazine, vol.2, issue.4, pp.24-46, 2002. ,
DOI : 10.1109/MCAS.2002.1173133
AES Proposal: Rijndael, 1999. ,
DOI : 10.1007/0-387-23483-7_358
Detecting and locating faults in VLSI implementations of the Advanced Encryption Standard, Proceedings. 16th IEEE Symposium on Computer Arithmetic, pp.105-113, 2003. ,
DOI : 10.1109/DFTVS.2003.1250101
Low Cost Concurrent Error Detection for the Advances Encryption Standard, Proc. Int'l Test Conference, pp.1242-1248, 2004. ,
Concurrent error detection schemes for fault-based side-channel cryptanalysis of symmetric block ciphers, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.21, issue.12, pp.1509-1517, 2002. ,
DOI : 10.1109/TCAD.2002.804378
Simple Error Detection Methods for Hardware Implementation of Advanced Encryption Standard, IEEE Trans Computers, vol.55, issue.6, pp.720-731, 2006. ,
A parity code based fault detection for an implementation of the Advanced Encryption Standard, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings., pp.51-59, 2002. ,
DOI : 10.1109/DFTVS.2002.1173501
Error analysis and detection procedures for a hardware implementation of the advanced encryption standard, IEEE Transactions on Computers, vol.52, issue.4, pp.492-505, 2003. ,
DOI : 10.1109/TC.2003.1190590
On-line error detection and BIST for the AES encryption algorithm with different S-box implementations, 11th IEEE International On-Line Testing Symposium, pp.141-146, 2005. ,
DOI : 10.1109/IOLTS.2005.51
On-line & Off-line BIST in IP-Core Design, IEEE Design and Test of Computers, vol.1814, issue.5, pp.92-99, 2001. ,