Efficient Function Approximation Using Truncated Multipliers and Squarers, 17th IEEE Symposium on Computer Arithmetic (ARITH'05), pp.232-239, 2005. ,
DOI : 10.1109/ARITH.2005.18
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.517.5476
Single-precision multiplier with reduced circuit complexity for signal processing applications, IEEE Transactions on Computers, vol.41, issue.10, pp.1333-1336, 1992. ,
DOI : 10.1109/12.166611
Low-error carry-free fixed-width multipliers with low-cost compensation circuits, IEEE Transactions on Circuits and Systems-HI: Analog and Digital Signal Processing, pp.299-303, 2005. ,
DOI : 10.1109/TCSII.2005.848956
Generalized low-error area-efficient fixedwidth multipliers, IEEE Transactions on Circuits and Systems-I: Regular Papers, pp.1608-1619, 2005. ,
DOI : 10.1109/tcsi.2005.851675
Area-efficient multipliers for digital signal processing applications, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, pp.90-95, 1996. ,
DOI : 10.1109/82.486455
Truncated multiplication with correction constant [for DSP], Proceedings of IEEE Workshop on VLSI Signal Processing, pp.388-396, 1993. ,
DOI : 10.1109/VLSISP.1993.404467
Design of lowerror fixed-width modified booth multiplier, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp.522-531, 2004. ,
Data-dependent truncation scheme for parallel multipliers, Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136), pp.1178-1182, 1997. ,
DOI : 10.1109/ACSSC.1997.679090
Truncated multiplication with approximate rounding, Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers (Cat. No.CH37020), pp.1480-1483, 1999. ,
DOI : 10.1109/ACSSC.1999.831996
Variations on truncated multiplication, Euromicro Symposium on Digital System Design, 2003. Proceedings., pp.112-119, 2003. ,
DOI : 10.1109/DSD.2003.1231908