C. Liu, E. Cota, H. Sharif, and D. K. Pradhan, Test Scheduling for Network-on-Chip with BIST and Precedence Constraints, International Test Conference, pp.1369-1378, 2004.

J. Dalmasso, M. L. Flottes, and B. Rouzeyre, Fitting ATE channels with scan chains: a comparison between a test data compression technique and serial loading of scan chains, Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA'06), pp.295-300
DOI : 10.1109/DELTA.2006.49
URL : https://hal.archives-ouvertes.fr/lirmm-00102704

V. Iyengar, K. Chakrabarty, and E. J. Marinissen, Test wrapper and test access mechanism co-optimization for system-on-chip, Proceedings International Test Conference 2001 (Cat. No.01CH37260), pp.213-230, 2002.
DOI : 10.1109/TEST.2001.966728
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.11.7439