Differential power analysis, CRYPTO 1999, vol.1666, pp.388-397, 1999. ,
Random Switching Logic: A Countermeasure against DPA based on Transition Probability, Cryptology ePrint Archive, p.346, 2004. ,
Design and Analysis of Dual-Rail Circuits for Security Applications, IEEE Trans. on Computers, vol.54, issue.4, pp.449-460, 2005. ,
CMOS Structures Suitable for Secure Hardware, 2004 Design, Automation and Test in Europe Conf. and Exposition (DATE 2004), pp.16-20, 2004. ,
Security Evaluation of Asynchronous Circuits, CHES 2003, vol.2779, pp.137-151, 2003. ,
, DPA on Quasi Delay Insensitive Asynchronous Circuits: Formalization and Improvement. In: 2005 Design, Automation and Test in Europe Conference and Exposition (DATE 2005, pp.7-11, 2005.
URL : https://hal.archives-ouvertes.fr/hal-00009567
Secure structures for secure asynchronous QDI circuits, DCIS'04: 19th International Conference on Design of Circuits and Integrated Systems (DCIS'04), 2004. ,
Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology, CHES 2003, vol.2779, pp.125-136, 2003. ,
A VLSI Design Flow for Secure Side-Channel Attack Resistant ICs, 2005 Design, Automation and Test in Europe Conference and Exposition (DATE 2005, pp.7-11, 2005. ,
URL : https://hal.archives-ouvertes.fr/hal-00181821
A dynamic current mode logic to counteract power analysis attacks, DCIS'04: 19th International Conference on Design of Circuits and Integrated Systems (DCIS'04), 2004. ,
Transition time modeling in deep submicron CMOS, IEEE Trans. on Computer Aided Design, vol.21, pp.1352-1363, 2002. ,
URL : https://hal.archives-ouvertes.fr/lirmm-00239324
, Asynchronous Dual rail Cells to Secure Cryptosystem against Side Channel Attacks (SAME'2005), 2005.
Static Implementation of QDI Asynchronous Primitives, PATMOS 2003, vol.2799, pp.181-191, 2003. ,
URL : https://hal.archives-ouvertes.fr/hal-01376724
Collapsing the Transistor Chain to an Effective Single Equivalent Transistor, 1998 Design Automation and Test in Europe (DATE '98), 1998. ,
Electrical Design of Dynamic and Static Speed Independent CMOS Circuits from Signal Transistion Graphs, 8th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS '98), pp.357-366, 1998. ,
Delay Insensitive Encoding and Power Analysis: A Balancing Act, 11th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC 2005), pp.116-125, 2005. ,
, Federal Information Processing Standards Publication, vol.46, 1977.
, Eldo User's Manual, Mentor Graphic's Corp, 1998.
Automatic Synthesis of Asynchronous Circuits from High-Level Specifications, IEEE Trans. On Computer Aided Design, vol.8, issue.11, 1989. ,
Evaluation of the robustness of dual rail logic against DPA, IEEE International Conference on Integrated Circuit Design and Technology, pp.24-26, 2006. ,
URL : https://hal.archives-ouvertes.fr/lirmm-00109844