K. Chakrabarty, Test scheduling for core-based systems, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051), pp.391-394, 1999.
DOI : 10.1109/ICCAD.1999.810681

K. Chakrabarty, V. Iyengar, and E. J. Marinissen, Test wrapper and Test Access Mechanism Co-Optimization for System-on-Chip, pp.1023-1032, 2001.

]. R. Chsa97, K. Chou, and V. Saluja, Scheduling Tests for VLSI Systems under Power Constraints, IEEE Trans. On VLSI Systems, vol.5, issue.2, pp.175-185, 1997.

]. E. Coca02, L. Cota, A. Caro, M. Orailoglu, and . Lubaszewski, Test Planning and Design Space Exploration in a Core Base Environment, pp.478-485, 2002.

M. L. Flottes, J. Pouget, and B. Rouzeyre, Sessionless Test Scheme: Power-constrained Test Scheduling for System-on-a-Chip, VLSI- SoC'01, pp.105-110, 2001.

M. R. Garey and D. Jonhson, Computers and Intractability: guide to the theory of NP-completeness, 1979.

]. P. Harr99 and . Harrod, Testing reusable IP ? A Case Study, ITC'99, pp.493-498, 1999.

]. Y. Hure02, S. M. Huang, W. T. Reddy, P. Cheng, N. Reuter et al., Optimal Core Wrapper Width Selection and SOC Test Scheduling Based on Bin Packing Algorithm, pp.2-74, 2002.

V. Iyengar and K. Chakrabarty, Precedence-based, preemptive, and power-constrained test scheduling for system-on-a-chip, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001, pp.368-374, 2001.
DOI : 10.1109/VTS.2001.923464
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.25.9779

]. V. Iych02, K. Iyengar, E. J. Chakrabarty, and . Marinissen, Efficient Wrapper/TAM Co-Optimization for Large SOCs, pp.491-498, 2002.

]. V. Iych02a, K. Iyengar, E. J. Chakrabarty, and . Marinissen, On Using Rectangle Packing for SoC Wrapper/TAM co-optimization, VTS'02, pp.253-258, 2002.

]. E. Mago00, S. K. Marinissen, M. Goel, . J. Lousbergmaiy02-]-e, V. Marinissen et al., Wrapper Design for Embedded Core Test A set of Benchmarks for Modular Testing of SoCs, pp.911-92002, 2000.

V. Muresan, X. Wang, M. Vladutiu, and V. Muresan, A comparison of classical Scheduling Approaches in Power-Constrained Block-Test Scheduling Power Conscious Test Synthesis and Scheduling for BIST RTL Data Paths, ATS'99, pp.882-891, 2000.

]. M. Nopa01, C. Nourani, . P. Papachristourave99-]-c, A. Ravikumar, G. Verma et al., An ILP Formulation to optimize Test Access Mechanism in System-on-Chip Testing Embedded Test for System-On-Chips: Test Scheduling and Architectural Solutions A Polynomial-Time Algorithm for Power Constrained Testing of Core Based Systems, ATS'99, pp.902-910, 2000.

]. Y. Zori98 and . Zorian, System-On-Chip Test Strategies, DAC'98, pp.752-756