M. L. Bushnell and V. D. , Essentials of Electronic Testing, 2000.

C. Shi and R. Kapur, How Power Aware Test Improves Reliability and Yield, IEEDesign.com, 2004.

J. Saxena, K. M. Butler, V. B. Jayaram, S. Kundu, N. V. Arvind et al., A case study of ir-drop in structured at-speed testing, International Test Conference, 2003. Proceedings. ITC 2003., pp.1098-1104, 2003.
DOI : 10.1109/TEST.2003.1271098

V. Dabholkar, S. Chakravarty, I. Pomeranz, and S. M. Reddy, Techniques for minimizing power dissipation in scan and combinational circuits during test application, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.17, issue.12, pp.1325-1333, 1998.
DOI : 10.1109/43.736572

Y. Bonhomme, P. Girard, C. Landrault, and S. Pravossoudovitch, Power driven chaining of flip-flops in scan architectures, Proceedings. International Test Conference, pp.796-803, 2002.
DOI : 10.1109/TEST.2002.1041833
URL : https://hal.archives-ouvertes.fr/lirmm-00268492

Y. Bonhomme, P. Girard, L. Guiller, C. Landrault, and S. Pravossoudovitch, Efficient Scan Chain Design for Power Minimization During Scan Testing Under Routing Constraint, IEEE Int'l Test Conf, pp.488-493, 2003.
URL : https://hal.archives-ouvertes.fr/lirmm-00269609

P. Girard, Survey of low-power testing of VLSI circuits, IEEE Design & Test of Computers, vol.19, issue.3, pp.82-92, 2002.
DOI : 10.1109/MDT.2002.1003802
URL : https://hal.archives-ouvertes.fr/lirmm-00268584

N. Nicolici and B. , Power-Constrained Testing of VLSI Circuits, 2003.

K. M. Butler, J. Saxena, T. Fryars, G. Hetherington, A. Jain et al., Minimizing power consumption in scan testing: pattern generation and DFT techniques, 2004 International Conferce on Test, pp.355-364, 2004.
DOI : 10.1109/TEST.2004.1386971

. Powermill®, Version 5, 2000.

R. Sankaralingam, R. Oruganti, and N. Touba, Static compaction techniques to control scan vector power dissipation, Proceedings 18th IEEE VLSI Test Symposium, pp.35-42, 2000.
DOI : 10.1109/VTEST.2000.843824

S. Kirkpatrick, C. D. Gelatt-jr, and M. P. Vecchi, Optimization by Simulated Annealing, Science, vol.220, issue.4598, pp.671-680, 1983.
DOI : 10.1126/science.220.4598.671

M. Hirech, J. Beausang, and X. Gu, A new approach to scan chain reordering using physical design information, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270), pp.348-355, 1998.
DOI : 10.1109/TEST.1998.743173

D. Berthelot, S. Chaudhuri, and H. Savoj, An efficient linear time algorithm for scan chain optimization and repartitioning, Proceedings. International Test Conference, pp.781-787, 2000.
DOI : 10.1109/TEST.2002.1041831