A Novel Dummy Bitline Driver for Read Margin Improvement in an eSRAM

Abstract : Aggressive scaling of transistors is often accompanied by an increase in variability of its intrinsic parameters. In this paper, we point out the importance of considering sensitivity performances due to process variations (P) and operating conditions (V and T) during design process. In fact, by doing so, this has approved to be efficient in reducing the design timing margin introduced by the traditional corner analysis method, best and worst cases. More precisely, we illustrate that the statistical sizing method along with the appropriate choice of a dummy bitline driver, which is an essential component in a self-timed SRAM design in a read operation, reduces the sensitivities due to process dispersions and improves the design read margin. The memory considered is a 256kb SRAM design in 90nm technology node.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00198383
Contributor : Philippe Maurine <>
Submitted on : Monday, December 17, 2007 - 11:07:35 AM
Last modification on : Tuesday, June 18, 2019 - 11:50:05 AM

Identifiers

  • HAL Id : lirmm-00198383, version 1

Collections

Citation

Michael Yap San Min, Philippe Maurine, Magali Bastian Hage-Hassan, Michel Robert. A Novel Dummy Bitline Driver for Read Margin Improvement in an eSRAM. IEEE International Workshop on Memory Technology, Design and Testing, Dec 2007, Taipei, Taiwan, China. pp.032-036. ⟨lirmm-00198383⟩

Share

Metrics

Record views

90