A Performance Driven Layout Synthesis Approach for Digital CMOS Cell Implementation - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Journal Articles Integration, the VLSI Journal Year : 1993
No file

Dates and versions

lirmm-00239254 , version 1 (05-02-2008)

Identifiers

  • HAL Id : lirmm-00239254 , version 1

Cite

Michel Robert, Guy Cathébras, Nadine Azemard, Denis Deschacht, Daniel Auvergne. A Performance Driven Layout Synthesis Approach for Digital CMOS Cell Implementation. Integration, the VLSI Journal, 1993. ⟨lirmm-00239254⟩
162 View
0 Download

Share

Gmail Mastodon Facebook X LinkedIn More