General Representation of CMOS Structure Transition time for Timing Library Representation - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier
Article Dans Une Revue Electronics Letters Année : 2002

General Representation of CMOS Structure Transition time for Timing Library Representation

Résumé

Nonzero signal rise and fall times significantly contribute to gate propagation delay. Designers must accurately consider them when defining timing library format. Based on a design oriented macromodel of the timing performance of complementary metal-oxide semiconductor (CMOS) structures, a general representation of transition times allowing fast and accurate cell performance evaluation is presented. This representation is validated comparing calculated gate input-output transition time values with respect to standard lookup representation obtained from HSPICE simulations (BSIM3, v.3, level 69, 0.25 μm process).
Fichier non déposé

Dates et versions

lirmm-00239318 , version 1 (05-02-2008)

Identifiants

Citer

Philippe Maurine, Nadine Azemard, Daniel Auvergne. General Representation of CMOS Structure Transition time for Timing Library Representation. Electronics Letters, 2002, 38 (4), pp.175-177. ⟨10.1049/el:20020103⟩. ⟨lirmm-00239318⟩
120 Consultations
0 Téléchargements

Altmetric

Partager

More