S. S. Sapatnekar and W. Chuang, Power vs Delay in Gate Sizing: Conflicting Objectives, Proceeding of the IEEFJACM ICCAD, pp.463-466, 1995.

H. C. Chen, D. H. Du, and L. R. Liu, Critical Path Selection for Performance Optimization, IEEE trans. On CAD of Integrated Circuits and Systems, vol.12, pp.185-195, 1995.

N. Azemard, M. Aline, and D. Auvergne, Local Gate Resizing for Critical Path Optimization" DCIS'99, Palma de Majorqua, Espagne, pp.16-19, 1999.

E. Macii, M. Pedram, and F. Somenzi, High Level Power Modeling, Estimation and Optimization, IEEE trans. on CAD of Integrated Circuits and Systems, vol.17, pp.1061-1079, 1998.

P. Rezvani, A. H. Ajarni, M. Pedram, and H. Savoj, Fanout Optimization using a gain-based Delay model, 1999.

P. M. Vaidya, A new algorithm for minimizing Convex Functions Over Convex sets, proceedings oflEEE Foundations of Computer Science, pp.332-337, 1989.

M. Berkelaar, P. Buunnan, and . Jess, Computing the Entire Active Area/Power Consumption versus Delay Tradeoff Curve for Gate Sizing with a Piecewise Linear Simulator, IEEE trans. on CAD of Integrated Circuits and Systems, vo1.l5, pp.1424-1434, 1996.

I. E. Sutherland and R. F. Sproull, Designing for Speed on the Back of an Envelops, Advanced Research in VLSI, 1991.

S. S. Sapatnekar, V. B. Rao, P. M. Vaidya, and S. M. Kang, An exact solution to the transistor sizing problem for CMOS circuits using convex functions, IEEE trans. CAD, pp.1621-1634, 1993.

R. Murgai, On the Global Fanout Optimization Problem, IWLS, 1999.

C. L. Bennan, J. L. Carter, and K. F. Day, The Fanout Problem: From Theory to Practice, Advanced Research in VLSI: Proceedings of the 1989 Decennial Caltech Conferences, pp.69-99, 1989.

D. Singh, J. M. Rabaey, M. Pedram, F. Catthoor, S. Rajgopal et al., Power Conscious CAD tools and Methodologies: a Perspective, Proc. IEEE, vo1.83, n04, pp.570-593, 1995.

S. Turgis and D. Auvergne, A Novel Macromodel for power estimation in CMOS structures, IEEE trans. On CAD of Integrated Circuits and Systems, vol.17, pp.1090-1098, 1998.

S. Cremoux, N. Azemard, and D. Auvergne, Mixed Design of Integrated Circuits and Systems, 1998.

F. Moraes, M. Robert, and D. Auvergne, A virtual CMOS library approach for fast layout synthesis, VLSI'99, pp.415-426, 1999.

M. Daga and D. Auvergne, A comprehensive delay macromodeling for submicron CMOS logics, IEEE J. of Solid State Circuits, vol.34, pp.42-55, 1999.

I. Sutherland, B. Sproull, and D. Harris, Logical Effort: Designing Fast CMOS Circuits, 1999.

P. Maurine, M. Rezzoug, and D. Auvergne, Output transition time modeling of CMOS structures" pp. V-363-V-366, ISCAS, vol.01