Michel Robert, Joel Trauchessec, Guy Cathébras, Vincent Bonzom, Nadine Azemard, et al.. Evaluation of VLSI Layout Implementation for Efficiency.
EURO-ASIC: European Conference on Design Automation with European Event in ASIC Design, May 1991, Paris, France. pp.362-365.
⟨lirmm-00239384⟩