 |
HAL-LIRMM - Open Archive |  |
Conference papers
Evaluation of VLSI Layout Implementation for Efficiency
Abstract : As an attempt to define a priori mapping rules for performance driven layout, the authors show in this paper how an automatic module generator can be used to compare different implementation styles of regular layout. Speed and area performances of gate and linear matrix approaches are compared. It is clearly shown that abutment of diffusions results in lower 'locox' parasitic capacitances inducing higher speed performances for linear matrix style.
Keywords :
CMOS logic circuits
https://hal-lirmm.ccsd.cnrs.fr/lirmm-00239384
Contributor : Nadine Azemard Connect in order to contact the contributor
Submitted on : Saturday, March 19, 2022 - 11:02:03 AM
Last modification on : Friday, August 5, 2022 - 10:48:24 AM
Long-term archiving on: : Monday, June 20, 2022 - 6:13:05 PM
Contributor : Nadine Azemard Connect in order to contact the contributor
Submitted on : Saturday, March 19, 2022 - 11:02:03 AM
Last modification on : Friday, August 5, 2022 - 10:48:24 AM
Long-term archiving on: : Monday, June 20, 2022 - 6:13:05 PM
File
robert1991.pdf
Files produced by the author(s)