Evaluation of VLSI Layout Implementation for Efficiency - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 1991

Evaluation of VLSI Layout Implementation for Efficiency

Abstract

As an attempt to define a priori mapping rules for performance driven layout, the authors show in this paper how an automatic module generator can be used to compare different implementation styles of regular layout. Speed and area performances of gate and linear matrix approaches are compared. It is clearly shown that abutment of diffusions results in lower 'locox' parasitic capacitances inducing higher speed performances for linear matrix style.
Fichier principal
Vignette du fichier
robert1991.pdf (367.82 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

lirmm-00239384 , version 1 (19-03-2022)

Identifiers

Cite

Michel Robert, Joel Trauchessec, Guy Cathébras, Vincent Bonzom, Nadine Azemard, et al.. Evaluation of VLSI Layout Implementation for Efficiency. EURO-ASIC 1991 - European Conference on Design Automation with European Event in ASIC Design, May 1991, Paris, France. pp.362-365, ⟨10.1109/EUASIC.1991.212836⟩. ⟨lirmm-00239384⟩
280 View
18 Download

Altmetric

Share

Gmail Facebook X LinkedIn More