P.SIZE: A Sizing aid for Optimized Designs - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 1992

P.SIZE: A Sizing aid for Optimized Designs


Transistor sizing at layout level is necessary to improve the overall performance of integrated circuits. The authors present the definition and the validation of a sizing aid, P.Size, integrated in a flexible cell generator. Based on a local optimization defined through an explicit formulation of delays, this sizing aid can be used to optimize real data paths, under constraint, with few CPU time requirements. Validations, through comparison with a mathematical optimization procedure and an industrial optimizer, are given.
Fichier principal
Vignette du fichier
psize-a-sizing-aid.pdf (535.26 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

lirmm-00239396 , version 1 (19-03-2022)



Nadine Azemard, Vincent Bonzom, Daniel Auvergne. P.SIZE: A Sizing aid for Optimized Designs. EURODAC 1992 - European Design Automation Conference, Sep 1992, Hamburg, Germany. pp.160-166, ⟨10.1109/EURDAC.1992.246248⟩. ⟨lirmm-00239396⟩
124 View
32 Download



Gmail Facebook X LinkedIn More