M. Lefebvre, D. Marple, and C. Sechen, The Future of Custom Cell Generation in Physical Synthesis, p.97

P. Ienne and A. Grießing, Practical Experiences with Standard-Cell Based Datapath Design Tools -Do We Really Need Regular Layouts?, DAC'98

J. L. Burns;-j and . Feldman, C5M -A ControlLogic Layout Synthesis System for HighPerformance Microprocessors, IEEE Transactions on CAD, vol.17, issue.1, pp.14-23, 1998.

F. Moraes, M. Robert, and D. A. , A Virtual CMOS Library Approach for Fast Layout Synthesis, pp.415-426, 1999.

E. Detjens,

G. Gannot;-r, . Rudell;-s, and . Vin-centelli,

A. Wang, Technology mapping in MIS. ICCAD, pp.116-119, 1987.

, Virtuoso layout synthesizer -LAS -user guide, 1991.

, SYNOPSYS. Library Compiler User Guide, vol.1

J. Daga and D. A. , A Comprehensive Delay Macro-Model of Submicrometer CMOS Logics, IEEE Journal of Solid States Circuits, vol.34, pp.42-55, 1999.

J. Chern, J. Huang, L. Arledge, P. Li, and P. Yang, Multilevel Metal Capacitances Models for CAD Design Synthesis Systems, pp.32-34, 1992.

J. Cong, A. Kahng, D. Noice;-n, and S. Y. Shirali, Analysis and Justification of a Simple, Practical 2 1/2D Capacitance Extraction Methodology, UCLA Computer Science Technical Report, vol.970013, 1996.

S. Cremoux;-n and . A. Azemard;-d, Path resizing based on incremental technique, vol.98, 1998.

S. Yen, D. Du, and S. G. , Efficient Algorithms for Extracting the k Most Critical Paths in Timing Analysis. DAC'89, pp.649-654, 1989.