Skip to Main content Skip to Navigation
Conference papers

Gate Speed Improvement at Minimal Power Dissipation

Abstract : We introduce a new gate sizing rule for significantly improving the speed performance of static logic paths designed in submicron CMOS technology. This methodology is based on the definition of local gate sizing criterion. It is directly deduced from analytical models of the output transition time and of the short circuit power dissipation, which are validated on a 0.18 µm CMOS process. This sizing methodology is shown to offer a low power implementation alternative that can be used as an initial solution, prior to any logic path optimisation.
Complete list of metadata
Contributor : Nadine Azemard Connect in order to contact the contributor
Submitted on : Tuesday, February 5, 2008 - 5:42:47 PM
Last modification on : Friday, August 5, 2022 - 10:47:54 AM


  • HAL Id : lirmm-00239453, version 1


Philippe Maurine, Xavier Michel, Nadine Azemard, Daniel Auvergne. Gate Speed Improvement at Minimal Power Dissipation. APPCAS: Asia-Pacific Conference on Circuits and Systems, Oct 2002, Denpasar, Bali, pp.278-282. ⟨lirmm-00239453⟩



Record views