J. P. Fishburnand and A. E. Dunlop, TILOS: A posynomial programming approach to transistor sizing, Proc. 1985 Int. Conf. on Computer Aided Design, pp.326-328, 1985.

S. Sapatnekar, V. B. Rao, P. M. Vaidya, and S. M. Kang, An exact solution to the transistor sizing problem for CMOS circuits using convex optimization, IEEE Trans.on CAD, vol.12, pp.1621-1633, 1993.

K. Chaudary and M. Pedram, Anear optimal algorithm for technology mapping minimizing area under delay constraints, Proc. 29 th Design Automation Conference, pp.442-448, 1992.

A. P. Chandrasakan, S. Sheng, and R. W. Brodersen, Low power CMOS digital design, IEEE J. Solid State Circuits, vol.27, pp.473-484, 1992.

D. Liu and C. Svensson, Trading speed for low power by choice of supply and threshold voltages, IEEE J. Solid State Circuits, vol.28, pp.10-17, 1993.

P. S. Vanoostende, P. Six, J. Vandewalle, and H. J. De-man, Estimation of typical power of synchronous CMOS circuits using a hierarchy ofsimulator, IEEE J. Solid State Circuits, vol.28, pp.26-39, 1993.

C. Y. Tsui, M. Pedram, and A. M. Despain, Power efficient technology decomposition and mapping under an extended power consumption model, IEEE trans. on CAD, vol.13, pp.1110-1122, 1994.

H. J. Veendrick, Short circuit power dissipation of static CMOS circuitry and its impact on the design of buffer circuits, IEEEJ. Solid State Circuits, issue.19, pp.468-473, 1984.

N. Hedenstierna and K. Jeppson, CMOS circuit speed and buffer optimization, IEEE trans. on CAD, vol.6, pp.270-281, 1987.

A. J. Al-khalili, Y. Zhu, and D. Al-khalili, A module generator for optimized CMOS buffers, IEEE Trans. on CAD, vol.9, pp.1028-1046, 1990.

S. R. Vemuru and N. Scheinberg, Short circuit power dissipation for CMOS logic gates, IEEE Trans. on circuits and systems, vol.41, pp.762-764, 1994.

S. M. Kang, Accurate simulation of power dissipation in VLSI circuits, IEEE J. Solid State Circuits, pp.889-891, 1986.

G. Y. Yacoub and W. H. Ku, An enhanced technique for simulating short-circuit power dissipation, IEEE J. Solid State Circuits, vol.24, pp.844-847, 1989.

D. Deschacht, M. Robert, and D. Auvergne, Explicit formulation of delays on CMOS data path, IEEE J. Solid State Circuits, vol.23, issue.5, pp.1257-1264, 1988.

D. Auvergne, N. Azemard, D. Deschacht, and M. Robert, Input waveform slope effects in CMOS delays, IEEE J. Solid State Circuits, vol.26, issue.6, pp.1588-1590, 1990.
URL : https://hal.archives-ouvertes.fr/lirmm-00239201

P. Coll, M. Robert, X. Regnier, and D. Auvergne, Process characterisation with dynamic test structures, Electronics Letters, vol.29, pp.1764-1766, 1993.