Evaluation of Speed up Strategy from Gate Performance Modelling - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier
Conference Papers Year : 1993

Evaluation of Speed up Strategy from Gate Performance Modelling

Domains

Micro and nanotechnologies/Microelectronics

Nadine Azemard  : Connect in order to contact the contributor

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00241358

Submitted on : Wednesday, February 6, 2008-11:28:42 AM

Last modification on : Friday, March 24, 2023-2:52:49 PM

No file

Dates and versions

lirmm-00241358 , version 1 (06-02-2008)

Identifiers

  • HAL Id : lirmm-00241358 , version 1

Cite

Daniel Auvergne, Sylvie Amat, Myrian Mellah, Nadine Azemard, Michel Robert. Evaluation of Speed up Strategy from Gate Performance Modelling. IFIP Workshop on Logic and Architecture Synthesis, Dec 1993, Grenoble, France, pp.193-208. ⟨lirmm-00241358⟩

Export

BibTeX XML-TEI Dublin Core DC Terms EndNote DataCite

Collections

CNRS SYSMIC LIRMM LIRMM_MIC MIC MIPS UNIV-MONTPELLIER
88 View
0 Download

Share

More