Skip to Main content Skip to Navigation
Conference papers

Satisfaction of Delay/Power Constraints by Iterative Gate Sizing

Abstract : This paper adresses the problem of satisfying delay/power constraints using a post layout iterative gate sizing. Path sizing procedure is defined with a realistic evaluation of gate delay and power and an accurate estimation of parasitic capacitances. This sizing protocol is validated on ISCAS'85 benchmarks, and implemented in a prototype for Performance Optimization by Path selection (POPS). The efficiency of this sizing heuristic is compared to an industrial optimization tool, AMPS (Synopsis).
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00244003
Contributor : Nadine Azemard <>
Submitted on : Thursday, February 7, 2008 - 11:02:08 AM
Last modification on : Friday, September 13, 2019 - 12:22:21 PM

Identifiers

  • HAL Id : lirmm-00244003, version 1

Collections

Citation

Nadine Azemard, Michel Aline, Daniel Auvergne. Satisfaction of Delay/Power Constraints by Iterative Gate Sizing. PATMOS: Power And Timing Modeling, Optimization and Simulation, Oct 1999, Kos, Greece. pp.325-334. ⟨lirmm-00244003⟩

Share

Metrics

Record views

98