J. R. Burns, Switching response of complementary symmetry MOS transistor logic circuits, RCA Review, vol.25, pp.627-661, 1964.

N. Hedenstierna and K. O. Jepson, CMOS circuit speed and buffer optimization, IEEE Trans. Computer-Aided Design, vol.6, pp.270-281, 1987.

I. Kayssi-ayman, A. Karem, M. Burks, and . Timothy, Analytical transient response of CMOS inverters, IEEE Trans. on circuits and Syst, vol.39, pp.42-45, 1992.

T. Sakurai and A. R. Newton, Alpha-power model, and its application to CMOS inverter delay and other formulas, J. of Solid State Circuits, vol.25, pp.584-594, 1990.

S. Dutta, S. Shivaling, S. L. Mahant-shetti, and . Lusky, A Comprehensive Delay Model for CMOS Inverters, J. of Solid State Circuits, vol.30, issue.8, pp.864-871, 1995.

T. Sakurai and A. R. Newton, A simple MOSFET model for circuit analysis, IEEE Trans. On electron devices, vol.38, pp.887-894, 1991.

L. Bisdounis, S. Nikolaidis, and O. Koufopavlou, Analytical transient response of propagation delay evaluation of the CMOS inverter for short channel devices, J. of Solid State Circuits, vol.33, pp.302-306, 1998.

A. Hirata, H. Onodera, and K. Tamaru, Proposal of a Timing Model for CMOS Logic Gates Driving a CRC ? load, proc. of the Int. Conf. On CAD 1998, pp.537-544

D. Auvergne, J. M. Daga, and M. Rezzoug, Signal transition time effect on CMOS delay evaluation, IEEE Trans. on Circuit and Systems-1, vol.47, pp.1362-1369, 2000.

J. M. Daga and D. Auvergne, A comprehensive delay macromodeling for submicron CMOS logics, IEEE J. of Solid State Circuits, vol.34, pp.42-55, 1999.

S. Turgis and D. Auvergne, A novel macromodel for power estimation for CMOS structures, IEEE Trans. Computer-Aided-Design, vol.17, pp.1090-1098

A. Chatzigeorgiou and S. Nikolaidis, Collapsing the Transistor Chain to an Effective Single Transistor, 1998.

A. Nabavi-lishi, Inverter Models of CMOS Gates for Supply Current and Delay Evaluation, IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol.13, 1994.

Q. Wang and S. B. Vrudhula, A New Short Circuit Power Model for Complex CMOS Gates, Proc. IEEE Alessandro Volta Memorial Workshop on Low Power Design (Volta99), pp.98-106, 1999.

K. Nose and T. Sakurai, Analysis and future trend of short circuit power, IEEE Trans. Trans. Computer-Aided-Design, vol.19, pp.1023-1030, 2000.