, Timing Library Format References" User guide, 2000.

P. Maurine, M. Rezzoug, and D. Auvergne, Output transition time modeling of CMOS structures" pp. V-363-V-366, ISCAS, vol.01

T. Sakurai and A. R. Newton, Alpha-power model, and its application to CMOS inverter delay and other formulas, J. of Solid State Circuits, vol.25, pp.584-594, 1990.

J. R. Burns, Switching response of complementary symmetry MOS transistor logic circuits, RCA Review, vol.25, pp.627-661, 1964.

N. Hedenstierna and K. O. Jepson, CMOS circuit speed and buffer optimization, IEEE Trans. Computer-Aided Design, vol.6, pp.270-281, 1987.

I. Kayssi-ayman, A. Karem, M. Burks, and . Timothy, Analytical transient response of CMOS inverters, IEEE Trans. on circuits and Syst, vol.39, pp.42-45, 1992.

T. Sakurai and A. R. Newton, Alpha-power model, and its application to CMOS inverter delay and other formulas, J. of Solid State Circuits, vol.25, pp.584-594, 1990.

S. Dutta, S. Shivaling, S. L. Mahant-shetti, and . Lusky, A Comprehensive Delay Model for CMOS Inverters, J. of Solid State Circuits, vol.30, issue.8, pp.864-871, 1995.

T. Sakurai and A. R. Newton, A simple MOSFET model for circuit analysis, IEEE Trans. On electron devices, vol.38, pp.887-894, 1991.

L. Bisdounis, S. Nikolaidis, and O. Koufopavlou, Analytical transient response of propagation delay evaluation of the CMOS inverter for short channel devices, J. of Solid State Circuits, vol.33, pp.302-306, 1998.

A. Hirata, H. Onodera, and K. Tamaru, Proposal of a Timing Model for CMOS Logic Gates Driving a CRC p load, proc. of the Int. Conf. On CAD 1998, pp.537-544

D. Auvergne, J. M. Daga, and M. Rezzoug, Signal transition time effect on CMOS delay evaluation, IEEE Trans. on Circuit and Systems-1, vol.47, pp.1362-1369, 2000.

J. M. Daga and D. Auvergne, A comprehensive delay macromodeling for submicron CMOS logics, IEEE J. of Solid State Circuits, vol.34, pp.42-55, 1999.

A. Nabavi-lishi, Inverter Models of CMOS Gates for Supply Current and Delay Evaluation, IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol.13, 1994.

J. Meyer, Semiconductor Device Modeling for CAD, 1972.

I. Sutherland, B. Sproull, and D. Harris, Logical effort : designing fast CMOS circuits