Metric Definition for Circuit Speed Optimization

Abstract : Designing high performance circuits requires trade-off definition between speed, power and area. Based on a design oriented modeling of the delay, this work presents a method to define metrics allowing to characterize the criticality of nodes. The purpose of this work is to define indicators for the selection of optimization alternatives. The validation of these indicators is obtained through comparison to the critical loads determined from Spice simulations. The application to various benchmarks shows that, without enumeration, an initial path delay improvement can be obtained at reduced area/power cost by just applying this metric to identify the critical nodes that are the best candidates for speed optimization
Type de document :
Communication dans un congrès
IWLS'03: IEEE 12th International Workshop on Logic & Synthesis, May 2003, pp.CD, 2003
Liste complète des métadonnées

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00244020
Contributeur : Nadine Azemard <>
Soumis le : jeudi 7 février 2008 - 11:20:07
Dernière modification le : jeudi 11 janvier 2018 - 06:27:19

Identifiants

  • HAL Id : lirmm-00244020, version 1

Collections

Citation

Xavier Michel, Alexandre Verle, Philippe Maurine, Nadine Azemard, Daniel Auvergne. Metric Definition for Circuit Speed Optimization. IWLS'03: IEEE 12th International Workshop on Logic & Synthesis, May 2003, pp.CD, 2003. 〈lirmm-00244020〉

Partager

Métriques

Consultations de la notice

36