B. Yang, K. Wu, and R. Karri, Scan Based Side Channel Attack on Dedicated Hardware Implementations of Data Encryption Standard, Proc. International Test Conference, pp.339-344, 2004.

B. Yang, K. Wu, and R. Karri, Secure scan, Proceedings of the 42nd annual conference on Design automation , DAC '05, pp.2287-2293, 2006.
DOI : 10.1145/1065579.1065617

D. Hély, F. Bancel, M. Flottes, and B. Rouzeyre, Securing Scan Control in Crypto Chips, Journal of Electronic Testing, vol.25, issue.10, pp.5-457, 2007.
DOI : 10.1007/s10836-007-5000-z

D. Hély, F. Bancel, M. Flottes, and B. Rouzeyre, Secure Scan Techniques: A Comparison, 12th IEEE International On-Line Testing Symposium (IOLTS'06), pp.119-124, 2006.
DOI : 10.1109/IOLTS.2006.55

B. Konemann, J. Mucha, and G. Zwiehoff, Built-In Logic Block Observation Technique, Proc. IEEE International Test Conference, pp.37-41, 1979.

A. Schubert and W. Anheier, On random pattern testability of cryptographic VLSI cores, European Test Workshop 1999 (Cat. No.PR00390), pp.185-192, 2000.
DOI : 10.1109/ETW.1999.803820

S. Shioda, Some upper and lower bounds on the coupon collector problem, Journal of Computational and Applied Mathematics, vol.200, issue.1, pp.154-167, 2007.
DOI : 10.1016/j.cam.2005.12.011

P. Hellekalek and S. , Empirical evidence concerning AES, ACM Transactions on Modeling and Computer Simulation, vol.13, issue.4, pp.322-333, 2003.
DOI : 10.1145/945511.945515

M. Doulcier, M. Flottes, and B. Rouzeyre, AES vs LFSR Based Test Pattern Generation: A Comparative Study, 2007.
URL : https://hal.archives-ouvertes.fr/lirmm-00138831

P. H. Bardell and W. H. Mcanney, Self-Testing of Multichip Logic Modules, International Test Conference, pp.200-204, 1982.

P. Bardell, W. H. Mcanney, and J. Savir, Built-In Test for VLSI: Pseudorandom Techniques, 1987.