Interconnect Capacitance Modelling in a VDSM CMOS Technology
Abstract
This paper introduces a set of analytical formulations for 3D modelling of inter- and intra-layer capacitance. Based on real silicon data, we have developed and validated efficient and accurate analytical models that are an helpful alternative to lookup tables or numerical simulations.
Origin | Files produced by the author(s) |
---|