J. F. Ziegler, IBM experiments in soft fails in computer electronics (1978???1994), IBM Journal of Research and Development, vol.40, issue.1, pp.3-18, 1996.
DOI : 10.1147/rd.401.0003

D. Binder, Satellite Anomalies from Galactic Cosmic Rays, IEEE Transactions on Nuclear Science, vol.22, issue.6, 1975.
DOI : 10.1109/TNS.1975.4328188

P. M. O-'neil and G. D. Badhwar, Single event upsets for space shuttle flights of new general purpose computer memories devices, IEEE Trans. Nuc. Sci, vol.5, pp.41-1755, 1994.

E. Normand, Single event upset at ground level, IEEE Transactions on Nuclear Science, vol.43, issue.6, pp.2742-2750, 1996.
DOI : 10.1109/23.556861

E. L. Peterson, Single Event Analysis and Prediction, IEEE NSREC Short Course Text, 1997.

L. Massengill, SEU Modeling and Prediction Techniques, IEEE NSREC Short Course Text, 1993.

F. W. Sexton, Measurement of Single-Event Phenomena in Devices and ICs, IEEE NSREC Short Course Text, 1992.

J. Canaris, An SEU Immune Logic Family", 3 rd NASA Symposium on LVSI Design, 1991.

D. Wiseman, J. A. Canaris, S. R. Whitaker, J. Venbrux, K. Cameron et al., Design And Testing Of SEU/ SEL Immune Memory And Logic Circuits In A Commercial Cmos Process, 1993 IEEE Radiation Effects Data Workshop, pp.51-55, 1993.
DOI : 10.1109/REDW.1993.700568

R. Velazco, D. Bessot, S. Duzellier, R. Ecoffet, and R. Koga, Two CMOS memory cells suitable for the design of SEU-tolerant VLSI circuits, IEEE Transactions on Nuclear Science, vol.41, issue.6, 1994.
DOI : 10.1109/23.340567

L. Salager, Conception en vue du Durcissement des Circuits Intégrés numériques aux effets radiatifs, Thèse de doctorat, 1999.

T. Monnier, F. M. Roche, and G. Cathébras, Flip-flop hardening for space applications, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236), pp.104-107, 1998.
DOI : 10.1109/MTDT.1998.705955

F. M. Roche and T. Monnier, A design methodology to secure memories in Space environnement, IEEE Electronic Circuits and Systems Conference, p.89, 1999.