D. Singh, J. Rabaey, M. Pedram, F. Catthoor, S. Rajgopal et al., Power Conscious CAD tools and Methodologies: a Perspective, Proc. IEEE, vol.83, pp.570-593, 1995.

M. Borah, R. M. Owens, and M. J. Irwin, Transistor sizing for minimizing Power consumption of CMOS circuits under Delay Constraint, ISLPD'95 Symposium Proceedings, pp.167-172

H. C. Chen, D. H. Du, and L. R. Liu, Critical Path Selection for Performance Optimization, IEEE trans. On CAD of Integrated Circuits and Systems, vol.12, pp.185-195, 1995.

J. Benkoski, E. V. Meersch, L. Claesen, and H. De-man, Efficient Algorithms for Solving the False Path Problem in Timing Verification, IEEE Int. Conf. on CAD, pp.44-47, 1987.

P. C. Mcgeer and R. K. Brayton, Efficient Algorithms for Computing the Longest Viable Path in a Combinational Network, DAC, pp.561-567, 1989.

W. Chuang, S. S. Sapatnekar, and I. N. Hajj, Timing and area optimization for standard cell VLSI circuit design, IEEE trans. On CAD of I.C. and Systems, vol.14, pp.308-320, 1995.

Y. Ju and R. A. Saleh, Incremental techniques for the identification of statically sensitizable critical paths, Proc. 28 th Design Automation Conf, pp.541-546, 1991.

J. M. Daga and D. Auvergne, Signal transition modeling in submicronic CMOS structures, Patmos, vol.97, pp.259-268, 1997.

J. M. Daga and D. Auvergne, A comprehensive delay macromodeling for submicron CMOS logics, IEEE trans. on CAD of Integrated Circuits and Systems, vol.34, pp.42-55, 1999.

S. Turgis and D. Auvergne, A Novel Macromodel for power estimation in CMOS structures, IEEE trans. on CAD, vol.17, pp.1090-1098, 1998.

S. Yen, D. Du, and S. Ghanta, Efficient Algorithms for Extracting the k Most Critical Paths in Timing Analysis, Design Automation Conference, pp.649-654, 1989.

S. Crémoux, N. Azémard, and D. Auvergne, Path resizing based on incremental technique, Proc. ISCAS, 1998.

S. Turgis, N. Azemard, and D. Auvergne, Design and selection of buffers for minimum power-delay product, ED&TC, pp.224-228, 1996.
URL : https://hal.archives-ouvertes.fr/lirmm-00239400

, AMPS & PathMill 5.1 User Guide, 1997.

A. P. Chandrasakan, S. Sheng, and R. W. Brodersen, Low power CMOS digital design, IEEE J. Solid State Circuits, vol.27, pp.473-484, 1992.

H. J. Veendrick, Short circuit power dissipation of static CMOS circuitry and its impact on the design of buffer circuits, IEEEJ. Solid State Circuits, issue.19, pp.468-473, 1984.

S. Turgis, J. M. Daga, J. M. Portal, and D. Auvergne, Internal power modelling and minimization in CMOS inverters, ED&TC, vol.97, pp.603-609

D. Auvergne, N. Azemard, V. Bonzom, D. Deschacht, and M. Robert, Formal Sizing Rules of CMOS Circuits, EDAC, pp.96-100, 1991.
URL : https://hal.archives-ouvertes.fr/lirmm-00239374