C. Van-eijk, Sequential equivalence checking without state space traversal, Proceedings Design, Automation and Test in Europe, pp.618-623
DOI : 10.1109/DATE.1998.655922

D. Anastasakis and T. Ma, A Practical and Efficient Method for Compare-point Matching, pp.305-310, 2002.

J. Burch and V. Singhal, Robust latch mapping for combinational equivalence checking, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design , ICCAD '98, pp.563-569, 1998.
DOI : 10.1145/288548.289087

. Ranjan, . Singhal, . Somenzi, and . Brayton, Using Combinational Verification for Sequential Circuits, p.138

C. Vaneijk, Formal Methods for the Verification of Digital Circuits, 1997.

Y. Shi, K. Huang, . Cheng, U. Kuang-chien-chen, and . Glaeser, An ATPG-based Framework for Verifying Sequential Equivalence, IEEE ITC, pp.145-157, 1996.

S. Hendriex and . Luc-claesen, Formally Verified Redundancy Removal, DATE, vol.99, p.150

J. R. Burch and V. Singhal, Tight integration of combinational verification methods, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design , ICCAD '98, pp.570-576
DOI : 10.1145/288548.289088