, Timing Library Format References" User guide, v, vol.445, 2000.

K. O. Jeppson, Modeling the influence of the transistor gain ratio and the input-to-output coupling capacitance on the CMOS inverter delay, IEEE J. Solid State Circuits, vol.29, pp.646-654, 1994.

J. Meyer, Semiconductor Device Modeling for CAD, 1972.

C. Mead and L. Conway, Introduction to VLSI systems, 1980.

T. Sakurai and A. R. Newton, Alpha-power model, and its application to CMOS inverter delay and other formulas, J. of Solid State Circuits, vol.25, pp.584-594, 1990.

I. Sutherland, B. Sproull, and D. Harris, Logical Effort: Designing Fast CMOS Circuits, 1999.

P. Maurine, M. Rezzoug, N. Azémard, and D. Auvergne, Transition time modeling in deep submicron CMOS, IEEE trans. on Computer Aided Design, vol.21, pp.1352-1363, 2002.
URL : https://hal.archives-ouvertes.fr/lirmm-00268437

S. M. Sze, Physics of Semiconductor Devices, 1983.

J. A. Power, An Investigation of MOSFET Statistical and Temperature Effects, Proc. IEEE 1992 Int. Conference on Microelectronic Test Structures, vol.5, 1992.