J. M. Shyu, A. Sangiovanni-vincentelli, J. Fishburn, and A. Dunlop, Optimization-based transistor sizing, IEEE J. Solid State Circuits, vol.23, pp.400-409, 1988.

S. R. Vemuru, A. R. Thorbjornsen, and A. A. Tuszynski, CMOS tapered buffer, IEEE J. Solid State Circuits, vol.26, pp.1265-1269, 1991.

P. G. Paulin and F. J. Poirot, Logic decomposition algorithm for the timing optimization of multilevel logic, Proc. ICCD 89, pp.329-333

P. K. Chan, Algorithms for library-specific sizing of combinational logic, Proc. DAC, pp.353-356, 1990.

J. Fishburn and A. Dunlop, TILOS: a posynomial programming approach to transistor sizing, Proc. Design Automation Conf, pp.326-328, 1985.

I. Sutherland, B. Sproull, and D. Harris, Logical Effort: Designing Fast CMOS Circuits, 1999.

D. Auvergne, J. M. Daga, and M. Rezzoug, Signal transition time effect on CMOS delay evaluation, IEEE trans. on Circuits and Systems: Fundamental theory and applications, vol.47, pp.1362-1369, 2000.

C. Mead and M. Rem, Minimum propagation delays in VLSI, IEEE J. Solid State Circuits, vol.17, pp.773-775, 1982.

K. O. Jeppson, Modeling the influence of the transistor gain ratio and the input-to-output coupling capacitance on the CMOS inverter delay, IEEE J. Solid State Circuits, vol.29, pp.646-654, 1994.