1. S. Brown, R. J. Francis, J. Rose, S. G. Vranesic, . «field-programmable-gate et al., Field-Programmable Gate Array Technology, Jordan C. and MarnaneW.P. Incoming Inspection of FPGAs Proc. of IEEE European Test Conference, 1993. ?. 371-377. 4. Renovell M., Figueras J. and Zorian Y. Testing the Interconnect Structure of Unconfigurated FPGA», IEEE European Test Workshop, p.pp, 1992.

S. Renovell, M. Figueras, J. Zorian, and Y. , Test of RAM-based FPGA: methodology and application to the interconnect, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125), pp.230-237, 1996.
DOI : 10.1109/VTEST.1997.600278

M. Renovell, J. M. Portal, J. Figueras, Y. Zorian, M. Renovell et al., Test Pattern and Test Generation Methodology for the Logic of RAM-Based FPGA Testing the Configurable Logic of RAM-based FPGA, IEEE Int. Conf. on Design, Automation and Test in Europe, pp.254-259, 1997.

M. Renovell, J. M. Portal, J. Figueras, and Y. Zorian, SRAM-based FPGAs: Testing the RAM mode of the LUT/RAM modules SRAM-based FPGAs: A Fault Model for the Configurable Logic Modules, Renovell M., Portal J.M., Figueras J. and Zorian Y, 1998.

M. Renovell, J. M. Portal, J. Figueras, Y. Zorian, F. Sram-based et al., Testing the LUT, Based FPGA: Testing the Interconnect/Logic Interface 4th Asian Test Symposium. Bangalora, pp.259-265, 1995.
DOI : 10.1109/test.1998.743311

H. Michinishi, T. Yokohira, T. Okamoto, T. Inoue, H. Fujiwara et al., Testing for the Programming Circuits of LUT-based FPGAs Universal Fault Diagnosis for Lookup Table FPGAs», IEEE Design & Test of Computer, special Issue on FPGAs Abramovici M. and Stroud C. No-Overhead BIST for FPGAs», 1st IEEE International On-line Testing Workshop A Free Lunch with Gourmet Food An Approach for Testing Programmable / Configurable Field Programmable Gate Arrays, 14th IEEE VLSI Test Symposium, Test Methodology for Interconnect Structures of LUT-based FPGAs», IEEE 5th Asian Test Symposium IEEE 6th Asian Test Symposium Diagnosing Programmable Interconnect Systems for FPGAs, FPGA'96 Park N. and Lombardi F. Testing of Programmable Logic Devices (PLD) with Faulty Resources», IEEE International Workshop on Defect & Tolerance in VLSI Systems. 23. Huang W.K., Meyer F.J., Park N. and Lombardi F. Testing Memory Modules in SRAM-based Configurable FPGAs», IEEE International Workshop on Memory Technology, Design and Test, pp.68-74, 1924.

M. Hermann and W. Hoffmann, Fault modeling and test generation for FPGAs» Lecture Notes in Computer Science, Field Programmable Logic ?. 1-10. 25. Xilinx. The Programmable Logic Data Book Kautz W.H. Testing for Faults in Wiring Networks, Place Test » Proc. of International Test Conference, 1982. ?. 83-90. 28. Jarwala N.and Yau C.W. A New Framework for Analyzing Test Generation and Diagnosis Algorithms for Wiring Networks Proc. of International Test Conference, pp.63-70, 1989.
DOI : 10.1007/3-540-58419-6_64

M. S. Abadir and J. K. Reghbati, Functional Testing of Semiconductor Random Access Memories, ACM Computing Surveys, vol.15, issue.3, 1983.
DOI : 10.1145/356914.356916