An I.P. Migration and Prototyping Strategy Using Transistor Level Synthesis
Résumé
Designers are today facing two challenges of conflicting objectives. In one hand they need to design for optimum performance and in the other hand they need to design in a minimum time frame ("time to market") while using the latest up-to-date available technology. It becomes necessary for the designers to very quickly prototype IP blocks for any given technology. This paper describes a new approach based on transistor level layout synthesis for CMOS IP cores rapid prototyping (~100k transistors).
| Origine | Fichiers produits par l'(les) auteur(s) |
|---|
Loading...