A. Sangiovanni-vincentelli, Platform-Based Design: A Path to Efficient Design Re-Use, First International Symposium on Quality of Electronic Design, pp.20-22

M. Reinhardt, Implementing a Migration-Based IP-Reuse Strategy, Electronic Engineering Times, 1999.

D. Mcmillen, M. Butts, R. Composano, D. Hill, and T. W. ,

. Williams, An Industrial View of Electronic Design Automation, IEEE Transactions on Computer, vol.19, issue.12, pp.1428-1448, 2000.

K. Keutzer and . Scott, Improving Cell Library for synthesis, Proc. Of the International Workshop on Logic Synthesis, 1993.

K. Keutzer, K. Kolwicz, and M. Lega, Impact of Library Size on the Quality of Automated Synthesis, pp.120-123, 1987.

P. De-dood, Approach makes most of synthesis, place and route -Liquid Cell ease the flow, EETimes, p.1183, 2001.

O. Coudert, Physical design closure " Monterey design system, 2000.

P. De-dood, Putting Automated Libraries into the Flow, EETimes, 2001.

A. D. Lopez and H. S. Law, A dense gate matrix layout method for MOS VLSI, IEEE Transactions on Electron Devices, vol.27, issue.8, pp.1671-1675, 1980.
DOI : 10.1109/T-ED.1980.20086

F. Moraes, R. Reis, L. Torres, M. Robert, and D. Auvergne, Pre-layout performance prediction for automatic macro-cell synthesis, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96, pp.814-817, 1996.
DOI : 10.1109/ISCAS.1996.542149

P. Abouzeid, R. Leveugle, G. Saucier, and R. Jamier, Logic synthesis for automatic layout, Proceedings Euro ASIC '92, pp.146-151, 1992.
DOI : 10.1109/EUASIC.1992.228033
URL : https://hal.archives-ouvertes.fr/hal-00015230

A. Reis, R. Reis, D. Auvergne, and M. Robert, The Library Free Technology Mapping Problem, IWLS, vol.2, 1997.

A. Landrault, L. Pellier, A. Richard, C. Jay, M. Robert et al., A design approach of reusable cores based on transistor level synthesis, pp.298-303, 2001.

J. M. Daga and D. Auvergne, A comprehensive delay macromodeling for submicron CMOS logics, IEEE Journal of Solid State Circuits, 1998.

F. Brglez and H. Fujiwara, A Neutral Netlist, issue.10

, Combinatorial Benchmark Circuits and a Target translator in Fortran, Int. Symposium on Circuits and Systems, 1985.

D. Auvergne, J. M. Daga, and M. Rezzoug, Signal transition time effect on CMOS delay evaluation, IEEE trans. on Circuits and Systems: Fundamental theory and applications, vol.47, pp.91362-1369, 2000.

S. Cremoux, N. Azemard, and D. Auvergne, Path resizing based on incremental technique, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187)
DOI : 10.1109/ISCAS.1998.705219
URL : https://hal.archives-ouvertes.fr/lirmm-00241190

S. Cremoux, N. Azemard, and D. Auvergne, Path Selection for Delay and Power Performance Optimization, Proc. of SAME98, pp.48-53, 1998.
URL : https://hal.archives-ouvertes.fr/lirmm-00239415

C. M. Fiduccia and R. M. Mattheyses, A linear-time heuristics for improving network partitions, Proceedings of the 19th Design Automation Conference, pp.175-181, 1982.

M. A. Riepe and K. A. Sakallah, Transistor level microplacement and routing for two dimensional digital VLSI cell synthesis